Design Technology | Algorithmic State Machines in HLS (ASMs) ASM Transformations | ASM Combining

ASM Combining

When a designer would like to describe the behavior of a very complicated digital system, sometimes it is difficult to present it by just one ASM. In these cases, it is possible to describe separate subbehaviors with ASMs G1, …, GQ and then to combine them into one combined ASM G.

ASMs G1, …, G4 in Fig. 1-4 were combined by HLS tool Synthagate. The combined and minimized ASM G is presented in Fig. 5.

Figure 1. ASM G1

Figure 3. ASM G3

Figure 2. ASM G2

Figure 4. ASM G4

Figure 5. Minimized combined ASM G

Synthezza High Level and RTL Design


Synthagate—HLS & RTL

     Synthagate Overview

     What makes Synthagate different

Logic Synthesizer



Algorithmic State machines in HLS

     What is Algorithmic State Machine?

     Time in ASM

     ASM in GUI, System C and VHDL

     ASM Transformations

          Asm Combining

          Asm Minimization

          SubAsm Inclusion

High Level Synthesis

     How Does Synthagate Work

     ASM Creator Short Manual

Synthesis at Register Transfer Level (RTL)

     Data Path

     Control Unit

     Top Design

ASM Creator Manual

Get in touch with us at


Benchmarks of High Level Synthesis

Benchmarks of FSMs and Logic Circuits

     FSM Benchmarks

     Logic Circuits



105 Designs at High Level and RTL

Logic Designs

     Logic Circuits





     About Us

     Contact US


  • YouTube
  • White Amazon Icon

Copyright © 2013 - 2020 Synthezza Corporation. All Rights Reserved

Synthezza High Level and RTL Design Logo
Synthagate HLS & RTL