Design Technology | High Level Synthesis | How Does Synthagate work | Funcmi.spec

            <port name="bit0" width="1" direction="in" />
            <port name="codcomplete" width="1" direction="out" />
            <port name="decodcomplete" width="1" direction="out" />
            <port name="dma" width="1" direction="in" />
            <port name="ext_adr" width="16" direction="in" />
            <port name="ext_in" width="8" direction="out" />
            <port name="ext_out" width="8" direction="in" />
            <port name="ext_rdwr" width="1" direction="in" />
            <port name="m" width="1" direction="in" />
            <port name="nelem" width="16" direction="in" />
            <port name="rwrite2m2" width="16" direction="out" />
            <port name="rwrite2m3" width="16" direction="out" />
            <port name="s" width="1" direction="in" />
            <signal name="bitcnt" width="4" />
            <signal name="br" width="8" />
            <signal name="cnt" width="8" />
            <signal name="cnt_elem" width="16" />
            <signal name="cnt_m1_m3" width="16" />
            <signal name="cnt_m2" width="16" />
            <signal name="m1" width="8" size="65536" />
            <signal name="m2" width="8" size="65536" />
            <signal name="m3" width="8" size="65536" />
            <signal name="mac1" width="16" />
            <signal name="mac2" width="16" />
            <signal name="rbyte" width="8" />
            <signal name="rd" width="8" />
            <signal name="relem" width="16" />
            <signal name="rfilelength" width="16" />
            <signal name="rlengthd" width="8" />
            <signal name="rmask" width="8" />
            <signal name="rmax" width="8" />
            <signal name="rmin" width="8" />
            <signal name="rt1" width="8" />
            <signal name="rt2" width="8" />
            <signal name="rtemp1" width="16" />
            <signal name="shcnt" width="8" />
            <variable name="m1_address" width="16" />
            <variable name="m2_address" width="16" />
            <variable name="m3_address" width="16" />
                <library name="my_package" />

Synthezza High Level and RTL Design


Synthagate—HLS & RTL

     Synthagate Overview

     What makes Synthagate different

Logic Synthesizer



Algorithmic State machines in HLS

     What is Algorithmic State Machine?

     Time in ASM

     ASM in GUI, System C and VHDL

     ASM Transformations

          Asm Combining

          Asm Minimization

          SubAsm Inclusion

High Level Synthesis

     How Does Synthagate Work

     ASM Creator Short Manual

Synthesis at Register Transfer Level (RTL)

     Data Path

     Control Unit

     Top Design

ASM Creator Manual


Benchmarks of High Level Synthesis

Benchmarks of FSMs and Logic Circuits

     FSM Benchmarks

     Logic Circuits



105 Designs at High Level and RTL

Logic Designs

     Logic Circuits





     About Us

     Contact US


Get in touch with us at

  • YouTube
  • White Amazon Icon

Copyright © 2013 - 2020 Synthezza Corporation. All Rights Reserved

Synthezza High Level and RTL Design Logo