Search

Demo 4: Logic Design for FPGA Technology

Updated: Jul 15


Download Demo 4 Extended Transcript.pdf

Demo 4 Overview


This week, we decided to change the planned sequence of our posts. In this Video 4, I will talk about how Synthagate designs Finite State Machines and Logic circuits for FPGA technology. We will construct benchmarks from five groups – Small, Medium, Large, Huge, and SuperHuge. You can download these benchmarks and Synthagate results below.

Synthezza Challenge - Do you accept?

Synthezza challenges any company or university to design all of the FSMs in groups Huge and SuperHuge within the next month. Even if your result is 5% worse than Synthagate, Synthezza will give FSM synthesis algorithms and programs to the successful party.

Demo 4 Examples


To download the benchmarks, please login/sign-up to access FSM benchmarks and Logic circuit benchmarks.


To read the introduction to the demo video series, visit Demo Series Intro. To download ASM creator, visit ASM Creator.

Note: Unfortunately, we are about a week away from launching the beta version of Synthagate due to technical reasons. You will be able to download and try it for free in mid-July. If you have any ideas, suggestions or comments we would be delighted to hear from you at info@synthezza.com. Please subscribe below to be the first to get notified of new presentations and course details.

< Demo 3

Synthezza logo White 2020.png

PRODUCTS

Synthagate—HLS & RTL

     Synthagate Overview

     What makes Synthagate different

     Examples of High Level and RTL Design

          Synthesis From GUI

          Synthesis From SystemC

          Synthesis From VHDL

Logic Synthesizer

     Overview
     Logic Synthesizer Experiments

     Benchmarks

DESIGN TECHNOLOGY

Algorithmic State machines in HLS

     What is Algorithmic State Machine?

     Time in ASM

     ASM in GUI, System C and VHDL

     ASM Transformations

          Asm Combining

          Asm Minimization

          SubAsm Inclusion

High Level Synthesis

     How Does Synthagate Work

     ASM Creator Short Manual

Synthesis at Register Transfer Level (RTL)

     Data Path

     Control Unit

     Top Design

BOOKS

  

DEMO SERIES

  

COMPANY

     About Us

     Contact US

  

Copyright © 2013 - 2020 Synthezza Corporation. All Rights Reserved

Synthezza logo navy.png